ETR0205 010a

# Voltage Detector with Separated Sense Pin & Delay Capacitor Pin

## ■ GENERAL DESCRIPTION

The XC6108 series is highly precise, low power consumption voltage detector, manufactured using CMOS and laser trimming technologies.

Since the sense pin is separated from power supply, it allows the IC to monitor added power supply.

Using the IC with the sense pin separated from power supply enables output to maintain the state of detection even when voltage of the monitored power supply drops to 0V.

Moreover, with the built-in delay circuit, connecting the delay capacitance pin to the capacitor enables the IC to provide an arbitrary release delay time.

Both CMOS and N-channel open drain output configurations are available.

## APPLICATIONS

- Microprocessor reset circuitry
- Charge voltage monitors
- Memory battery back-up switch circuits
- Power failure detection circuits

## **■**FEATURES

**Highly Accurate** : <u>+</u>2% (Detect Voltage ≥ 1.5V)

+30mV (Detect Voltage < 1.5V)

**Low Power Consumption** 

: 0.6  $\mu$  A TYP. (detect,  $V_{IN}$ = 1.0V)

0.8  $\mu$  A TYP. (release,  $V_{IN}$ = 1.0V)

**Detect Voltage Range** : 0.8V ~ 5.0V in 0.1V increments

Operating Voltage Range: 1.0V ~ 6.0V

Temperature Stability : ±100ppm/ °C TYP.

Output Configuration : CMOS or N-channel open drain

Packages : USP-4, SOT-25

Environmentally Friendly: EU RoHS Compliant, Pb Free


# ■TYPICAL APPLICATION CIRCUIT

# VIN — Wout Supply VSEN VOUT (No Pull-Up resistor needed for CMOS output product)


# ■TYPICAL PERFORMANCE CHARACTERISTICS

Output Voltage vs. Sense Voltage

XC6108C25AGR




# **■PIN CONFIGURATION**



<sup>\*</sup> In the XC6108xxxA/B series, the dissipation pad should not be short-circuited with other pins.

<sup>\*</sup> In the XC6108xxxC/D series, when the dissipation pad is short-circuited with other pins, connect it to the NC pin (No.2) pin before use.



# **■PIN ASSIGNMENT**

PIN NU	JMBER	PIN NAME	FUNCTION		
USP- 4	SOT-25	PIN NAIVIE	FUNCTION		
1	1	Vout	Output (Detect "L")		
2	5	Cd	Delay Capacitance (*1)		
2	-	NC	No Connection		
3	4	VSEN	Sense		
4	3	VIN	Input		
5	2	Vss	Ground (*2)		

#### NOTE:

- \*1: With the VSS pin of the USP-4 package, a tab on the backside is used as the pin No.5.
- \*2: In the case of selecting no built-in delay capacitance pin type, the delay capacitance (Cd) pin will be used as the N.C.

# ■PRODUCT CLASSIFICATION

#### Ordering Information

XC6108 (1)2(3)4(5)6-(7)(\*1)

DESIGNATOR	DESCRIPTION	SYMBOL	DESCRIPTION
(1)	Output Configuration	С	CMOS output
	Output Corniguration	N	N-ch open drain output
23	Detect Voltage	08 ~ 50	e.g. 18→1.8V
	Output Delay & Hysteresis (Options)	Α	Built-in delay capacitance pin, hysteresis 5% (TYP.)(Standard*)
_		В	Built-in delay capacitance pin, hysteresis less than 1%(Standard*)
4		С	No built-in delay capacitance pin, hysteresis 5% (TYP.) (Semi-custom)
		D	No built-in delay capacitance pin, hysteresis less than 1% (Semi-custom)
		GR	USP-4
56-7	Packages	GR-G	USP-4
30-0	Taping Type (*2)	MR	SOT-25
		MR-G	SOT-25


<sup>\*</sup>When delay function isn't used, open the delay capacitance pin before use.

<sup>(11)</sup> The "-G" suffix indicates that the products are Halogen and Antimony free as well as being fully RoHS compliant.

<sup>(\*2)</sup> The device orientation is fixed in its embossed tape pocket. For reverse orientation, please contact your local Torex sales office or representative. (Standard orientation: ⑤R-⑦, Reverse orientation: ⑤L-⑦)


# **■BLOCK DIAGRAMS**

#### (1) XC6108CxxA



connected to the circuit in the block diagram of XC6108CxxC (semi-custom).


(2) XC6108CxxB



\*The delay capacitance pin (Cd) is not connected to the circuit in the block diagram of XC6108CxxD (semi-custom).


\*The delay capacitance pin (Cd) is not

(3) XC6108NxxA



\*The delay capacitance pin (Cd) is not connected to the circuit in the block diagram of XC6108NxxC (semi-custom).

(4) XC6108NxxB



\*The delay capacitance pin (Cd) is not connected to the circuit in the block diagram of XC6108NxxD (semi-custom).

# ■ ABSOLUTE MAXIMUM RATINGS

■XC6108xxxA/B  $Ta = 25^{\circ}C$ 

PARAME	TER	SYMBOL	RATINGS	UNITS
Input Vol	tage	Vin	Vss-0.3 ~ 7.0	V
Output Cu	irrent	Іоит	10	mA
Output Voltage	XC6108C (*1)	Vout	Vss-0.3 ~ Vin+0.3	V
Output voltage	XC6108N (*2)	V 001	Vss-0.3 ~ 7.0	V
Sense Pin	Voltage	VSEN	Vss-0.3 ~ 7.0	V
Delay Capacitano	e Pin Voltage	Vcd	Vss-0.3 ~ Vin+0.3	V
Delay Capacitano	e Pin Current	ICD	5.0	mA
Power Dissipation	USP-4	Pd	120	mW
Power Dissipation	Power Dissipation SOT-25		250	IIIVV
Operating Temper	ature Range	Та	-40 ~+85	°C
Storage Tempera	ture Range	Tstg	<b>−55</b> ~ <b>+125</b>	°C

 $\bullet$ XC6108xxxC/D Ta = 25°C

PARAM	ETER	SYMBOL	RATINGS	UNITS
Input Vo	tage	Vin	Vss-0.3 ~ 7.0	V
Output C	urrent	lout	10	mA
Output Voltage	XC6108C (*1)	Vout	Vss-0.3 ~ Vin+0.3	V
Output voitage	XC6108N (*2)	V 001	Vss-0.3 ~ 7.0	V
Sense Pin	Voltage	Vsen	Vss-0.3 ~ 7.0	V
Power Dissipation	USP-4	- Pd	120	mW
Fower Dissipation	Power Dissipation SOT-25		250	11100
Operating Tempe	rature Range	Та	-40 ~+85	°C
Storage Temper	ature Range	Tstg	<b>−55 ~+125</b>	°C

<sup>\*1:</sup> CMOS output

<sup>\*2:</sup> N-ch open drain output

# **■**ELECTRICAL CHARACTERISTICS

●XC6108xxxA Ta=25°C

-//							1a-25 C		
PAR	AMETER	SYMBOL	CONE	ITIONS	MIN.	TYP.	MAX.	UNITS	CIRCUITS
Opera	ting Voltage	Vin	$V_{DF(T)} = 0$	.8 ~ 5.0V <sup>(*1)</sup>	1.0	-	6.0	V	-
Dete	ct Voltage	VDF	VIN = 1	.0 ~ 6.0V		E-1		V	1
Hyste	resis Width	VHYS	VIN = 1	.0 ~ 6.0V	E-2			V	1
	ct Voltage Regulation	ΔVDF / (ΔVIN·VDF)	VIN = 1	.0 ~ 6.0V	-	±0.1	-	%/V	1
	Current 1 (*2)	ISS1	VSEN = VDF x 0.9	VIN = 1.0V	-	0.6	1.5	μΑ	2
				VIN = 6.0V	-	0.7	1.6		
Supply	Current 2 (*2)	ISS2	Vsen = Vdf x 1.1	VIN = 1.0V	-	0.8	1.7	μΑ	2
			VDF X 1.1	VIN = 6.0V	-	0.9	1.8		
			-	VIN = 1.0V	0.1	0.7			
			VSEN =0V	VIN = 2.0V	0.8	1.6		mA	
		IOUT1	Vps = 0.5V	VIN = 3.0V	1.2	2.0	-		3
			(N-ch)	VIN = 4.0V	1.6	2.3			
Outpu	t Current (*3)		-	VIN = 5.0V	1.8	2.4			
				VIN = 6.0V	1.9	2.5			
		IOUT2	VSEN = 6.0V VDS = 0.5V	VIN = 1.0V	-	-0.30	-0.08	mA	4
		10012	(P-ch)	VIN = 6.0V	-	-2.00	-0.70		9)
Leakage	CMOS Output		VIN=6 0V	VSEN=6.0V,		0.20	-		_
Current	Nch Open Drain Output	I <sub>LEAK</sub>	· ·	V, Cd: Open	-	0.20	0.40	μΑ	3
Temperatur	e Characteristics	ΔVDF / (ΔTopr·VDF)	-40 °C ≦	Ta ≦ 85°C	-	±100	-	ppm/ °C	1
Sense F	Resistance (*4)	RSEN	Vsen = 5.0	OV, VIN = OV		E-4	•	МΩ	5
Delay R	Resistance (*5)	Rdelay		V, VIN = 5.0V, = 0V	1.6	2.0	2.4	МΩ	6
_	apacitance pin k Current	ICD	V <sub>DS</sub> = 0.5\	/, VIN = 1.0V	-	200	-	μΑ	6
Delay Ca	apacitance Pin		Vsen = 6.0	V, VIN = 1.0V	0.4	0.5	0.6		
_	Threshold Voltage VTCD			V, VIN = 6.0V	2.9	3.0	3.1	V	7
	fied Operating	Vuns	VIN = VSEN = 0V ~ 1.0V		-	0.3	0.4	٧	8
	Delay Time (*7)	tDF0	VIN = 6.0V, VSEN = 6.0V → 0.0V Cd: Open			30	230	μs	9
Release	Delay Time (*8)	tDR0	VIN = 6.0V, VSI	EN = 0.0V → 6.0V Open		30	200	μs	9

- \*1: VDF(T): Nominal detect voltage
- \*2: Current flows the sense resistor is not included.
- \*3: The Pch values are applied only to the XC6108C series (CMOS output).
- \*4: Calculated from the voltage value and the current value of the VSEN.
- \*5: Calculated from the voltage value of the VIN and the current value of the Cd.
- \*6: The maximum voltage of the VOUT in the range of the VIN 0V to 1.0V when the VIN and the VSEN are short-circuited This value is applied only to the XC6108C series (CMOS output).
- \*7: Time which ranges from the state of VSEN=VDF to the VOUT reaching 0.6V when the VSEN falls without connecting to the Cd pin.
- \*8: Time which ranges from the state of VIN= VDF +VHYS to the VOUT reaching 5.4V when the VSEN rises without connecting to the Cd pin.

# ■ ELECTRICAL CHARACTERISTICS (Continued)

●XC6108xxxB Ta=25°C

▼AC0100XXXD						1a-25 C			
PARAI	METER	SYMBOL	CONE	ITIONS	MIN.	TYP.	MAX.	UNITS	CIRCUITS
Operatin	g Voltage	Vin	$V_{DF(T)} = 0$	.8 ~ 5.0V <sup>(*1)</sup>	1.0	-	6.0	V	-
Detect	Voltage	VDF	VIN = 1	.0 ~ 6.0V		E-1		V	1
Hystere	sis Width	VHYS	VIN = 1	.0 ~ 6.0V	E-3			V	1
	Voltage gulation	ΔVDF / (ΔVIN·VDF)	VIN = 1	.0 ~ 6.0V	_	±0.1	-	%/V	1
Supply C	urrent 1 (*2)	loos	Vsen =	VIN = 1.0V	-	0.6	1.5	μ.Δ	2
Supply C	urrent i 💉	lss1	VDF x 0.9	VIN = 6.0V	-	0.7	1.6	μΑ	2
0	0 (*2)	lana	Vsen =	VIN = 1.0V	-	0.8	1.7	4	•
Supply C	urrent 2 (*2)	lss2	VDF x 1.1	VIN = 6.0V	-	0.9	1.8	μΑ	2
				VIN = 1.0V	0.1	0.7	-		
			VSEN=0V	VIN = 2.0V	0.8	1.6			
		IOUT1	VSEN = 0.5V	VIN = 3.0V	1.2	2.0		mA	3
		10011	(N-ch)	VIN = 4.0V	1.6	2.3	-	IIIA	(3)
Output C	Current <sup>(*3)</sup>		(14-01) -	VIN = 5.0V	1.8	2.4			
				VIN = 6.0V	1.9	2.5			
		IOUT2	VSEN = 6.0V VDS = 0.5V	VIN = 1.0V	-	-0.30	-0.08	mA	4
		10012	(P-ch)	VIN = 6.0V	-	-2.00	-0.70	III/A	•
Leakage	CMOS Output	1	VIN=6.0V,	VSEN=6.0V,		0.20	-	μΑ	3
Current	Nch Open Drain Output	I <sub>LEAK</sub>	Vоит=6.0\	V, Cd: Open	0.20	0.40	·	3	
-	Characteristics	ΔVDF / (ΔTopr·VDF)	-40 °C ≦	Ta ≦ 85°C	-	±100	-	ppm/ °C	1
Sense Re	sistance (*4)	RSEN		OV, VIN = OV		E-4		MΩ	5
Delay Res	sistance (*5)	Rdelay		V, VIN = 5.0V, = 0V	1.6	2.0	2.4	МΩ	6
	acitance pin Current	ICD	Vps = 0.5\	VDS = 0.5V, VIN = 1.0V		200	-	μΑ	6
Delay Cap	acitance Pin	\/	VSEN = 6.0	V, VIN = 1.0V	0.4	0.5	0.6		(2)
Thresho	Threshold Voltage VTCD		VSEN = 6.0	V, VIN = 6.0V	2.9	3.0	3.1	V	7
	d Operating ge <sup>(*6)</sup>	Vuns	VIN = VSEN = 0V ~ 1.0V		-	0.3	0.4	V	8
	ay Time <sup>(*7)</sup>	tDF0	-	ViN = 6.0V, VSEN = 6.0V → 0.0V Cd: Open		30	230	μs	9
Release De	elay Time <sup>(*8)</sup>	tDR0		EN = 0.0V → 6.0V Open		30	200	μs	9

<sup>\*1:</sup> VDF(T): Nominal detect voltage

<sup>\*2:</sup> Current flows the sense resistor is not included.

<sup>\*3:</sup> The Pch values are applied only to the XC6108C series (CMOS output).

<sup>\*4:</sup> Calculated from the voltage value and the current value of the VSEN.

<sup>\*5:</sup> Calculated from the voltage value of the VIN and the current value of the Cd.

<sup>\*6:</sup> The maximum voltage of the VOUT in the range of the VIN 0V to 1.0V when the VIN and the VSEN are short-circuited This value is applied only to the XC6108C series (CMOS output).

<sup>\*7:</sup> Time which ranges from the state of VSEN=VDF to the VOUT reaching 0.6V when the VSEN falls without connecting to the Cd pin.

<sup>\*8:</sup> Time which ranges from the state of VIN= VDF +VHYS to the VOUT reaching 5.4V when the VSEN rises without connecting to the Cd pin.

# ■ELECTRICAL CHARACTERISTICS (Continued)

●XC6108xxxC Ta=25°C

PAR	AMETER	SYMBOL	CONE	DITIONS	MIN.	TYP.	MAX.	UNITS	CIRCUITS		
Opera	ting Voltage	Vin	$V_{DF(T)} = 0$	.8 ~ 5.0V <sup>(*1)</sup>	1.0	-	6.0	V	-		
Dete	ct Voltage	VDF	VIN = 1	.0 ~ 6.0V		E-1		V	1		
Hyste	resis Width	VHYS	VIN = 1	.0 ~ 6.0V		E-2		V	1		
	ct Voltage Regulation	ΔVDF / (ΔVIN·VDF)	Vin = 1	.0 ~ 6.0V	-	±0.1	-	%/V	1		
Supply	Current 1 (*2)	Iss1	VSEN = VDF x 0.9	VIN = 1.0V VIN = 6.0V	-	0.6 0.7	1.5 1.6	μΑ	2		
Supply	Current 2 (*2)	ISS2	Vsen =	VIN = 1.0V	-	0.8	1.7	μΑ	2		
11,			VDF x 1.1	VIN = 6.0V	-	0.9	1.8	ŕ			
				VIN = 1.0V	0.1	0.7					
			VSEN =0V	VIN = 2.0V	0.8	1.6					
		IOUT1	$V_{DS} = 0.5V$	VIN = 3.0V	1.2	2.0	-	mA	3		
			(N-ch)	VIN = 4.0V	1.6	2.3					
Outpu	t Current (*3)			VIN = 5.0V VIN = 6.0V	1.8 1.9	2.4 2.5					
		IOUT2	VSEN = 6.0V	VSEN = 6.0V VDS = 0.5V		VIN = 0.0V	-	-0.30	-0.08	mA	4
		10012	(P-ch)	VIN = 6.0V	-	-2.00	-0.70	IIIA	4)		
Leakage	CMOS Output	I <sub>LEAK</sub>	VIN=6.0V,	VSEN=6.0V,		0.20	-	μΑ	3		
Current	Nch Open Drain Output	ILEAK	Vout=6.0	V, Cd: Open	_	0.20	0.40	μΑ	3)		
Temperatur	e Characteristics	$\Delta V_{DF}/$ $(\Delta T_{OP} \cdot V_{DF})$	-40 °C ≦ Ta ≦ 85°C		-	±100	-	ppm/	1		
Sense F	Resistance (*4)	RSEN	Vsen = 5.0V, Vin = 0V			E-4		МΩ	5		
Vo	fied Operating Itage (*5)	Vuns	VIN = VSEN = 0V ~ 1.0V		-	0.3	0.4	V	7		
	Delay Time (*6)	tDF0	VIN = 6.0V, Vs	EN = 6.0V → 0.0V		30	230	μs	9		
	Delay Time (*7)	tDR0	VIN = 6.0V, Vs	EN = 0.0V → 6.0V		30	200	μs	9		

- \*1: VDF(T): Nominal detect voltage
- \*2: Current flows the sense resistor is not included.
- \*3: The Pch values are applied only to the XC6108C series (CMOS output).
- \*4: Calculated from the voltage value and the current value of the VSEN.
- \*5: The maximum voltage of the VOUT in the range of the VIN 0V to 1.0V when the VIN and the VSEN are short-circuited This value is applied only to the XC6108C series (CMOS output).
- \*6: Time which ranges from the state of VSEN=VDF to the VOUT reaching 0.6V when the VSEN falls.
- \*7: Time which ranges from the state of VIN= VDF +VHYS to the VOUT reaching 5.4V when the VSEN rises.

# ■ ELECTRICAL CHARACTERISTICS (Continued)

●XC6108xxxD Ta=25°C

PARAM	METER	SYMBOL	CONE	ITIONS	MIN.	TYP.	MAX.	UNITS	CIRCUITS	
Operating	g Voltage	Vin	$V_{DF(T)} = 0$	.8 ~ 5.0V <sup>(*1)</sup>	1.0	-	6.0	V	-	
Detect	Voltage	VDF	VIN = 1	.0 ~ 6.0V		E-1		V	1	
Hysteres	sis Width	VHYS1	VIN = 1	VIN = 1.0 ~ 6.0V E-3		V	1			
	Voltage	ΔVDF/	VIN = 1	.0 ~ 6.0V	_	±0.1	_	%/V	1	
Line Re	gulation	(∆VIN·VDF)	VIII 1					707 \$	'	
Supply Cu	urrent 1 (*2)	ISS1	VSEN =	VIN = 1.0V	-	0.6	1.5	μΑ	2	
очьь.) оч			VDF x 0.9	VIN = 6.0V	-	0.7	1.6	μ. / ι	_	
Supply Cu	ırrent 2 (*2)	ISS2	Vsen =	VIN = 1.0V	-	0.8	1.7	μΑ	2	
Опрріу Ос	arient Z	1002	VDF x 1.1	VIN = 6.0V	-	0.9	1.8	μΑ	_	
				VIN = 1.0V	0.1	0.7				
			Vsen=0V	VIN = 2.0V	0.8	1.6				
		IOUT1	VDS = 0.5V -	VIN = 3.0V	1.2	2.0	_	mA	3	
		10011	(N-ch) -	VIN = 4.0V	1.6	2.3	_	IIIA	3	
			Vsen = 6.0V	VIN = 5.0V	1.8	2.4				
Output C	urrent (*3)			VIN = 6.0V	1.9	2.5				
Output C	urrent	lout2			Vsen = 6.0V Vps = 0.5V	VIN = 1.0V	-	-0.30	-0.08	mA.
		10012	(P-ch)	VIN = 6.0V	-	-2.00	-0.70	, IIIA	7	
Leakage	CMOS Output	_	VIN=6.0V,	VSEN=6.0V,		0.20	-	^	3	
Current	Nch Open Drain Output	I <sub>LEAK</sub>	Vout=6.0\	V, Cd: Open	_	0.20	0.40	μΑ	3	
Temperature (	Characteristics	$\Delta VDF / (\Delta Topr \cdot VDF)$	-40 °C ≦ Ta ≦ 85°C		-	±100	-	ppm/	1	
Sense Res	sistance (*4)	Rsen	Vsen = 5.0V, Vin = 0V			E-4		ΜΩ	5	
	d Operating ge <sup>(*5)</sup>	Vuns	VIN = VSEN = 0V ~ 1.0V		-	0.3	0.4	٧	7	
Detect Del	ay Time <sup>(*6)</sup>	tDF0	VIN = 6.0V, VSE	EN = 6.0V → 0.0V		30	230	μs	9	
Release De	lay Time (*7)	tDR0	VIN = 6.0V, VSE	EN = 0.0V → 6.0V		30	200	μs	9	

- \*1: V<sub>DF(T)</sub>: Nominal detect voltage
- \*2: Current flows the sense resistor is not included.
- \*3: The Pch values are applied only to the XC6108C series (CMOS output).
- \*4: Calculated from the voltage value and the current value of the VSEN.
- \*5: The maximum voltage of the VOUT in the range of the VIN 0V to 1.0V when the VIN and the VSEN are short-circuited This value is applied only to the XC6108C series (CMOS output).
- \*6: Time which ranges from the state of VSEN=VDF to the VOUT reaching 0.6V when the VSEN falls.
- \*7: Time which ranges from the state of VIN= VDF +VHYS to the VOUT reaching 5.4V when the VSEN rises.


# **■**VOLTAGE CHART

SYMBOL	E-	-1		-2		-3		-4
NOMINAL DETECT	DETECT V	OLTAGE (*1)		RESIS		RESIS		NSE
VOLTAGE		/)		NGE		NGE	RESIS	
				<b>√</b> )	,	/)	(M	
VDF(T) (V)	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	EN TYP.
0.8	0.770	0.830	0.015	0.066	IVIIIN.	0.008	IVIIIN.	HIF.
0.8	0.770	0.830	0.015	0.000	-	0.008	-	
1.0	0.870	1.030	0.017	0.074	{	0.009	{	
1.1	1.070	1.130	0.019	0.082	<u> </u>	0.010	<u> </u>	
1.2	1.170	1.130	0.021	0.090	-	0.011	-	
1.3	1.170	1.330	0.025	0.098	}	0.012	}	
1.4	1.370	1.430	0.025	0.100	-	0.013	10	20
1.5					] 		] 	
	1.470	1.530	0.029	0.122	}	0.015	}	
1.6	1.568	1.632	0.031	0.131		0.016		
1.7	1.666	1.734	0.033	0.085		0.017		
1.8	1.764	1.836	0.035	0.147		0.018		
1.9	1.862	1.938	0.037	0.155	<u> </u>	0.019		
2.0	1.960	2.040	0.039	0.163	{	0.020	{	
2.1	2.058	2.142	0.041	0.171		0.021		
2.2	2.156	2.244	0.043	0.180	ļ	0.022	ļ	
2.3	2.254	2.346	0.045	0.188	<u> </u>	0.023	<u> </u>	
2.4	2.352	2.448	0.047	0.196		0.024		
2.5	2.450	2.550	0.049	0.204	ļ	0.026	ļ	
2.6	2.548	2.652	0.051	0.212		0.027		
2.7	2.646	2.754	0.053	0.220		0.028		
2.8	2.744	2.856	0.055	0.228		0.029		
2.9	2.842	2.958	0.057	0.237	0	0.030	13	24
3.0	2.940	3.060	0.059	0.245		0.031		
3.1	3.038	3.162	0.061	0.253		0.032		
3.2	3.136	3.264	0.063	0.261		0.033		
3.3	3.234	3.366	0.065	0.269		0.034		
3.4	3.332	3.468	0.067	0.277		0.035		
3.5	3.430	3.570	0.069	0.286		0.036		
3.6	3.528	3.672	0.071	0.294		0.037		
3.7	3.626	3.774	0.073	0.302		0.038		
3.8	3.724	3.876	0.074	0.310		0.039		
3.9	3.822	3.978	0.076	0.318		0.040		
4.0	3.920	4.080	0.078	0.326		0.041		
4.1	4.018	4.182	0.080	0.335		0.042		
4.2	4.116	4.284	0.082	0.343		0.043		
4.3	4.214	4.386	0.084	0.351		0.044		
4.4	4.312	4.488	0.086	0.359		0.045		•
4.5	4.410	4.590	0.088	0.367		0.046	15	28
4.6	4.508	4.692	0.090	0.375		0.047		
4.7	4.606	4.794	0.092	0.384		0.048		
4.8	4.704	4.896	0.094	0.392		0.049		
4.9	4.802	4.998	0.096	0.400		0.050		
5.0	4.900	5.100	0.098	0.408		0.051		


<sup>\*1:</sup> When VDF(T) $\leq$ 1.4V, the detection accuracy is  $\pm$ 30mV. When VDF(T) $\geq$ 1.5V, the detection accuracy is  $\pm$ 2%.

# **■**TEST CIRCUITS


# Circuit 1




## Circuit 2




## Circuit 3



# Circuit 4




# Circuit 5




# ■TEST CIRCUITS (Continued)


# Circuit 6




# Circuit 7



## Circuit 8



# Circuit 9



\*No delay capacitance pin available in the XC6108xxxC/D series.

# ■ OPERATIONAL EXPLANATION

A typical circuit example is shown in Figure 1, and the timing chart of Figure 1 is shown in Figure 2 on page 14.

- ① As an early state, the sense pin is applied sufficiently high voltage (6.0V MAX.) and the delay capacitance (Cd) is charged to the power supply input voltage, (Vin: 1.0V MIN., 6.0V MAX.). While the sense pin voltage (VSEN) starts dropping to reach the detect voltage (VDF) (VSEN>VDF), the output voltage (VOUT) keeps the "High" level (=VIN).

  \* If a pull-up resistor of the XC6108N series (N-ch open drain) is connected to added power supply different from the input voltage pin, the "High" level will be a voltage value where the pull-up resistor is connected.
- ② When the sense pin voltage keeps dropping and becomes equal to the detect voltage (VSEN =VDF), an N-ch transistor (M1) for the delay capacitance (Cd) discharge is turned ON, and starts to discharge the delay capacitance (Cd). An inverter (Inv\_1) operates as a comparator of the reference voltage VIN, and the output voltage changes into the "Low" level (=Vss). The detect delay time [tDF] is defined as time which ranges from VSEN=VDF to the VOUT of "Low" level (especially, when the Cd pin is not connected: tDF0).
- ③ While the sense pin voltage keeps below the detect voltage, the delay capacitance (Cd) is discharged to the ground voltage (=Vss) level. Then, the output voltage maintains the "Low" level while the sense pin voltage increases again to reach the release voltage (Vsen< VDF +VHYs).
- When the sense pin voltage continues to increase up to the release voltage level (VDF+VHYS), the N-ch transistor (M1) for the delay capacitance (Cd) discharge will be turned OFF, and the delay capacitance (Cd) will start discharging via a delay resistor (Rdelay). The inverter (Inv.1) will operate as a comparator (Rise Logic Threshold: VTHL=VTCD, Fall Logic Threshold: VTHL=VSS) while the sense pin voltage keeps higher than the detect voltage (VSEN > VDF).
- (VTCD) with the sense pin voltage (VTCD) rises to reach the delay capacitance pin threshold voltage (VTCD) with the sense pin voltage equal to the release voltage or higher, the sense pin will be charged by the time constant of the RC series circuit. Assuming the time to the release delay time (tDR), it can be given by the formula (1).

$$tDR = -Rdelay \times Cd \times In (1 - VTCD / VIN) \cdots (1)$$
\* In = a natural logarithm

The release delay time can also be briefly calculated with the formula (2) because the delay resistance is  $2.0M \Omega$  (TYP.) and the delay capacitance pin voltage is VIN /2 (TYP.)

$$tDR = Rdelay \times Cd \times 0.69 \cdots (2)$$
  
\* : Rdelay is 2.0M\Omega (TYP.)

As an example, presuming that the delay capacitance is  $0.68 \mu$  F, tDR is :

$$2.0 \times 10^{6} \times 0.68 \times 10^{-6} \times 0.69 = 938 (ms)$$

- \* Note that the release delay time may remarkably be short when the delay capacitance (Cd) is not discharged to the ground (=VSS) level because time described in ③ is short.
- ⑥ When the delay capacitance pin voltage reaches to the delay capacitance pin threshold voltage (Vcd=Vtcd), the inverter (Inv.1) will be inverted. As a result, the output voltage changes into the "High" (=VIN) level. tdro is defined as time which ranges from Vsen=Vdf+Vhys to the Vout of "High" level without connecting to the Cd.
- Therefore, the output voltage maintains the "High" (=VIN) level.

# ■ OPERATIONAL EXPLANATION (Continued)

#### Function Chart

V <sub>SEN</sub>	Cd	TRANSITION OF V <sub>OUT</sub> CONDITION *1				
▼ SEN	C	1		2		
	L	ı				
1	Н	L	_	ı		
_	L	П	<b>~</b>	<b>L</b>		
	Н	11				
	L	ı	⇒	L		
ы	Н	L	⇒			
П	Ĺ	ш	⇒	Н		
	Н	17	_			

<sup>\*1:</sup> VOUT transits from condition ① to ② because of the combination of VSEN and Cd.

## ●Example

ex. 1) V<sub>OUT</sub> ranges from 'L' to 'H' in case of VSEN = 'H' (VDR≧VSEN), Cd='H' (VTCD≧Cd) while VOUT is 'L'.

ex. 2)  $V_{OUT}$  maintains 'H' when Cd ranges from 'H' to 'L', VSEN='H' and Cd='L' when  $V_{OUT}$  becomes 'H' in ex.1.

#### Release Delay Time Chart


Trelease Delay Time Onar	•	
DELAY CAPACITANCE [Cd]	RELEASE DELAY TIME [tdr] (TYP.)	RELEASE DELAY TIME [tor] *2 (MIN. ~ MAX.)
(μF)	(ms)	(ms)
0.010	13.8	11.0 ~ 16.6
0.022	30.4	24.3 ~ 36.4
0.047	64.9	51.9 ~ 77.8
0.100	138	110 ~ 166
0.220	304	243~ 364
0.470	649	519 ~ 778
1.000	1380	1100 ~ 1660

<sup>\*</sup> The release delay time values above are calculated by using the formula (2).

 $<sup>^{\</sup>star}2$ : The release delay time ( $t_{DR}$ ) is influenced by the delay capacitance Cd.


# ■ OPERATIONAL EXPLANATION (Continued)

Figure 1: Typical application circuit example



\*The XC6108N series (N-ch open drain output) requires a pull-up resistor for pulling up output.

Figure 2: The timing chart of Figure 1



## ■NOTES ON USE

- 1. Use this IC within the stated maximum ratings. Operation beyond these limits may cause degrading or permanent damage to the device.
- 2. The power supply input pin voltage drops by the resistance between power supply and the Vin pin, and by through current at operation of the IC. At this time, the operation may be wrong if the power supply input pin voltage falls below the minimum operating voltage range. In CMOS output, for output current, drops in the power supply input pin voltage similarly occur. Moreover, in CMOS output, when the Vin pin and the sense pin are short-circuited and used, oscillation of the circuit may occur if the drops in voltage, which caused by through current at operation of the IC, exceed the hysteresis voltage. Note it especially when you use the IC with the Vin pin connected to a resistor.
- 3. When the setting voltage is less than 1.0V, be sure to separate the VIN pin and the sense pin, and to apply the voltage over 1.0V to the VIN pin.
- 4. Note that a rapid and high fluctuation of the power supply input pin voltage may cause a wrong operation.
- 5. Power supply noise may cause operational function errors, Care must be taken to put the capacitor between  $V_{IN}$ -GND and test on the board carefully.
- 6. When there is a possibility of which the power supply input pin voltage falls rapidly (e.g.: 6.0V to 0V) at release operation with the delay capacitance pin (Cd) connected to a capacitor, use a schottky barrier diode connected between the VIN pin and the Cd pin as the Figure 3 shown below.
- 6. In N channel open drain output,  $V_{OUT}$  voltage at detect and release is determined by resistance of a pull up resistor connected at the  $V_{OUT}$  pin. Please choose proper resistance values with reffering to Figure 4;

During detection: Vout = Vpull / (1+Rpull / Ron)

Vpull: Pull up voltage

R<sub>ON</sub>(%1): On resistance of N channel driver M3 can be calculated as V<sub>DS</sub>/I<sub>OUT1</sub> from electrical characteristics,

For example, when ( $\frac{1}{2}$ 2) R<sub>ON</sub> = 0.5 / 0.8 × 10<sup>-3</sup> = 625  $\Omega$  (MIN.) at V<sub>IN</sub>=2.0V, Vpull = 3.0V and V<sub>OUT</sub>  $\leq$  0.1V at detect,

Rpull= (Vpull /V<sub>OUT</sub>-1) × R<sub>ON</sub>= (3 / 0.1-1) ×  $625 \stackrel{.}{=} 18 k \Omega$ 

In this case, Rpull should be selected higher or equal to  $18k\Omega$  in order to keep the output voltage less than 0.1V during detection.

(※1) R<sub>ON</sub> is bigger when V<sub>IN</sub> is smaller, be noted.

(X2) For calculation, Minimum V<sub>IN</sub> should be chosen among the input voltage range.

During releasing :  $V_{OUT} = Vpull / (1 + Rpull / Roff)$ 

Vpull: Pull up voltage

Roff: On resistance of N channel driver M3 is  $15M\Omega$  (MIN.) when the driver is off (as to  $V_{OUT}$  /  $I_{LEAK}$ )

For example : when Vpull = 6.0V and  $V_{OUT} \ge 5.99V$ ,

Rpull =  $(Vpull / V_{OUT}-1) \times Roff = (6/5.99-1) \times 15 \times 10^6 = 25k\Omega$ 

In this case, Rpull should be selected smaller or equal to  $25k\Omega$  in order to obtain output voltage higher than 5.99V during releasing.

Figure 3: Circuit example with the delay capacitance pin (Cd) connected to a schottky barrier diode Figure 4: Circuit example of XC6108N Series





Figure 3 Figure 4

# **■**TYPICAL PERFORMANCE CHARACTERISTICS


#### (1) Supply Current vs. Sense Voltage

XC6108C25AGR




(2) Supply Current vs. Input Voltage

XC6108C25AGR



XC6108C25AGR



(3) Detect Voltage vs. Ambient Temperature

XC6108C25AGR


2.55 VIN=4.0V

2.50
2.45
-50 -25 0 25 50 75 100

Ambient Temperature : Ta (°C)


(4) Detect Voltage vs. Input Voltage

XC6108C25AGR




# ■TYPICAL PERFORMANCE CHARACTERISTICS (Continued)


(5) Hysteresis Voltage vs. Ambient Temperature




(6) CD Pin Sink Current vs. Input Voltage




(7) Output Voltage vs. Sense Voltage






(8) Output Voltage vs. Input Voltage




(9) Output Current vs. Input Voltage

XC6108C25AGR




#### XC6108C25AGR



# ■TYPICAL PERFORMANCE CHARACTERISTICS (Continued)

(10) Delay Resistance vs. Ambient Temperature

(11) Release Delay Time vs. Delay Capacitance



XC6108C25AGR Ta=25°C 0000 VIN=1.0V


Release Delay Time: TDR (ms) 1000 3.0V 6.0V 100 10 0.1 0.0001 0.001 0.01 0.1


Delay Capacitance : Cd ( $\mu$ F)

(12) Detect Delay Time vs. Delay Capacitance

(13) Leakage Current vs. Ambient Temperature









Ambient Temperature: Ta (°C)


(14) Leakage Current vs. Supply Voltage



# **■**PACKAGING INFORMATION


## ●USP-4






\* Soldering fillet surface is not formed because the sides of the pins are plated.

#### ●SOT-25




# ■ PACKAGING INFORMATION (Continued)

●USP-4 Reference Pattern Layout




●USP-4 Reference Metal Mask Design



# ■MARKING RULE

#### ●SOT-25



## ① represents output configuration and integer number of detect voltage

CMOS Output (XC6108C Series)

. ,	,
MARK	VOLTAGE (V)
Α	0.x
В	1.x
С	2.x
D	3.x
E	4.x
F	5.x

N-ch Open Drain Output (XC6108N Series)

MARK	VOLTAGE (V)
K	0.x
L	1.x
M	2.x
N	3.x
Р	4.x
R	5.x

#### 2 represents decimal number of detect voltage

(ex.)

MARK	VOLTAGE (V)	PRODUCT SERIES	
3	x.3	XC6108xx3xxx	
0	x.0	XC6108xx0xxx	

#### 3 represents options


MARK	OPTIONS	PRODUCT SERIES
Α	Built-in delay capacitance pin with hysteresis 5% (TYP.) (Standard)	XC6108xxxAxx
В	Built-in delay capacitance pin with hysteresis less than 1% (Standard)	XC6108xxxBxx
С	No built-in delay capacitance pin with hysteresis 5% (TYP.) (Semi-custom)	XC6108xxxCxx
D	No built-in delay capacitance pin with hysteresis less than 1% (Semi-custom)	XC6108xxxDxx

#### 4 represents production lot number

0 to 9, A to Z or inverted characters of 0 to 9, A to Z repeated.

(G, I, J, O, Q, W excluded)

#### ●USP-4



## ① represents output configuration and integer number of detect voltage

CMOS Output (XC6108C Series)

MARK	VOLTAGE (V)	
Α	0.x	
В	1.x	
С	2.x	
D	3.x	
E	4.x	
F	5 x	

N-ch Open Drain Output (XC6108N Series)

MARK	VOLTAGE (V)	
K	0.x	
L	1.x	
M	2.x	
N	3.x	
Р	4.x	
R	5.x	

# represents decimal number of detect voltagex.)

MARK	VOLTAGE (V)	PRODUCT SERIES	
3	x.3	XC6108xx3xxx	
0	x.0	XC6108xx0xxx	

#### 3 represents options

MARK	OPTIONS	PRODUCT SERIES
Α	Built-in delay capacitance pin with hysteresis 5% (TYP.) (Standard)	XC6108xxxAxx
В	Built-in delay capacitance pin with hysteresis less than 1% (Standard)	XC6108xxxBxx
С	No built-in delay capacitance pin with hysteresis 5% (TYP.) (Semi-custom)	XC6108xxxCxx
D	No built-in delay capacitance pin with hysteresis less than 1% (Semi-custom)	XC6108xxxDxx

④ represents production lot number

<sup>0</sup> to 9, A to Z repeated. (G, I, J, O, Q, W excluded)

<sup>\*</sup>No character inversion used.

- 1. The products and product specifications contained herein are subject to change without notice to improve performance characteristics. Consult us, or our representatives before use, to confirm that the information in this datasheet is up to date.
- 2. We assume no responsibility for any infringement of patents, patent rights, or other rights arising from the use of any information and circuitry in this datasheet.
- 3. Please ensure suitable shipping controls (including fail-safe designs and aging protection) are in force for equipment employing products listed in this datasheet.
- 4. The products in this datasheet are not developed, designed, or approved for use with such equipment whose failure of malfunction can be reasonably expected to directly endanger the life of, or cause significant injury to, the user.
  - (e.g. Atomic energy; aerospace; transport; combustion and associated safety equipment thereof.)
- Please use the products listed in this datasheet within the specified ranges.
   Should you wish to use the products under conditions exceeding the specifications, please consult us or our representatives.
- 6. We assume no responsibility for damage or loss due to abnormal use.
- 7. All rights reserved. No part of this datasheet may be copied or reproduced without the prior permission of TOREX SEMICONDUCTOR LTD.

#### TOREX SEMICONDUCTOR LTD.